Time-based Analog-to-Digital Converter (TADC), plays a major role in designing SoftwareDe¯ned Radio (SDR) receivers, at scaled CMOS technologies, as it manifests lower area and power than conventional ADCs. TADC consists of 2 major blocks. The input voltage is converted into a pulse delay using a Voltage-to-Time Converter (VTC). In additions, the pulse delay is converted into a digital word using a Time-to-Digital Converter (TDC). In this paper, a novel fully-di®erential VTC based on a new methodology is presented which reports a highlylinear design. A metal-insulator-metal (MIM) capacitor as well as a dynamic calibration technique based on a set of large-sized capacitor-based voltage dividers circuits are utilized to automatically compensate the Process-Voltage-Temperature (PVT) variations. Moreover, the layout design is introduced. The proposed design operates on a 1 GS/s sampling frequency with a supply voltage of 1.2 V. After calibration, simulation results, using TSMC 65 nm CMOS technology, report a 1.42 V wider dynamic range due to the di®erential mechanism with a 3% linearity error. This design achieves a resolution up to 14 bits, a 0.07 fJ/conversion FOM, a 229 m 2 area and a 0.25 mW power. The simulation results are compared to the single-ended VTC results and the state-of-the-art analog-part ADCs results to show the strength of the proposed design.
Introduction
Nowadays, the°ow of scaling CMOS technology invades all industrial and scienti¯c communities. This drift overcomes the main problems that face conventional Analog-to-Digital Converters (ADCs) [1] [2] [3] [4] to satisfy the Software-De¯ned Radio (SDR) applications requirements. In fact, due to the capacity of demands, a single chip is intended to have several chains of transmitting and receiving blocks needed for di®erent wireless standards that require from the ADC: a high sampling frequency and a wide dynamic range. This results in large power consumption that is not a®ordable by a wireless device.
This induces applications such as SDR receivers to appear. [5] [6] [7] The SDR IC congures and controls the chain which is currently used, otherwise all chains are switched on. In SDR receiver, the received analog signal is applied to a wide-band ADC, followed by a real-time Digital Signal Processor (DSP). New ADCs are recon¯gured according to the SDR standard. This leads to think about new techniques of ADCs design that exhibit small area and low power dissipation.
In deep sub-micron CMOS technology, technology scaling makes the ADC design more complex, as it reduces the supply voltage which degrades the signal swing (headroom level) and the Signal-to-Noise Ratio (SNR). Besides, it has a few e®ects on the threshold voltage resulting in a complexity in the analog design prospective. 4 In high frequencies, the time resolution of digital signals is often greater than the voltage resolution of the analog signals. Consequently, the percentage of the digital part of the ADC system is increased using digital CMOS technology in order to: solve analog design problems, get the full use of the digital signal processing, reduce power and area consumption, have faster ADCs with higher performance and make the ADC move closer to the receiver signal input.
Process-Voltage-Temperature (PVT) variations become more crucial in measuring the performance of any integrated circuit due to fabrication challenges and environmental changes. Variation of device parameters unavoidably results in variation of the circuit characteristics, a®ecting its overall performance, producing additional delay, as well as the consumed power. PVT variation e®ects are especially introduced in high speed systems, where the needs of performance parameters are rigorous. This implies the need of a PVT-variation calibration technique to enhance the impacted circuit performance.
In TADC, the analog signal amplitude is sampled and converted into a pulse in time-domain by modulating edges of the reference signal, then the time-domain pulse is quantized into a digital output. 8 The operation is performed using a Voltage-toTime Converter (VTC) and a Time-to-Digital Converter (TDC) as shown in Fig. 1 . The VTC is referred to as either a Pulse Width Modulator (PWM) or Pulse Position Modulator (PPM), depending on whether the delay is applied to one or both input clock pulses edges. 9 The TDC circuit includes digital logic and counter circuits. 3, 10 Several VTC circuits have been introduced in the literature. [2] [3] [4] 9, [11] [12] [13] The basic core in the literature circuits is the current inverter, in which the applied input voltage (V IN Þ controls the fall time and makes the pulse width of the output inversely proportional to it. All previously published circuits are facing various limitations and design trade-o®s between dynamic range, linearity and the ADC resolution. Also, they su®er from a limited sensitivity.
There are superior advantages in the di®erential design than that in the singleended design. First, the common-mode noise is rejected. Second, the di®erential input o®ers doubling of the signal amplitude resulting in a 6-dB improvement in the SNR. Finally, the components of the even-order harmonic distortion caused by a single-ended VTC circuit non-linearity are suppressed.
Finally, by gathering all the advantages of the usage of scaled technology nodes, promising results in linearity, Dynamic Range (DR) and resolution are achieved at a reasonable expense of extra power/area overheads. This paper is considered a continuing work of that done by the same authors at 14 which illustrates the advantage of some di®erential designs than their corresponding single-ended designs. On the other hand, the proposed fully-di®erential architecture based on a new methodology in this paper is enhanced to have an ENOB of 12.8 bits instead of 10.7 bits (not calculated in Ref. 14 as TDC block is not designed even by a MATLAB code). Furthermore, a study of the PVT variations is illustrated in this work with an automatic on-chip calibration method to tolerate the variations. Moreover, the layout design is provided in this paper than. 14 The rest of the paper is organized as follows. In Sec. 2, the design and analysis of the proposed VTC based on a new methodology is discussed. In Sec. 3, simulation results of the proposed design are illustrated. In Sec. 4, calibration techniques results are discussed. In Sec. 5, a performance comparison between the proposed design and state-of-the-art ADCs is illustrated. Finally, a conclusion is summarized in Sec. 6.
The Proposed Design and Analysis

The proposed architecture and methodology
Each core of the proposed fully-di®erential VTC design, which is shown in Fig. 2 the complement behavior between a pull-down block and a pull-up block of a single VTC circuit to have a high dynamic linear range. The pull-down block (the falling VTC circuit) controls the output falling edges, while the pull-up block (the rising VTC circuit) controls the output rising edge of a PPM VTC. This results in a PWM VTC for a single core VTC circuit. Figure 3 shows the single core of the proposed design architecture.
The rising VTC circuit has an inverted delayed clock using a large-sized inverter. This inverter results in a high linear output subtracting the value of T F so as to have a higher dynamic linear range; T F is the fall delay of the pull-down block in which the as the output pulse equals to Á þ T R -T F . Where Á is the inverter delay which should be high to have a positive delay after Na2 transistor width shown in Fig. 4(a) is increased for a high discharging rate of the load capacitor (C L Þ; and TR is the rise delay of the pull-up block in which the Pb2 transistor width shown in Fig. 4(b) is minimized for slow operation. Figure 4 (a) represents the pull-down circuit of a single-ended core of the proposed design which is the same as the basic VTC circuit, where the operation mode has been discussed in Ref. 14, but with a simple modi¯cation which is revealed as Na1 transistor. This transistor is used to add another path to°owing current to make the circuit be in the on-mode instead of the o®-mode, in case of lower values of V IN /2. Also Na1 width should be much smaller than Na2 transistor, so it has a higher resistance enough to make the current°ow easier through Na2 which has a higher size. Consequently, the dynamic linear range increases. The same procedure is performed for the rising pull-up circuit of the single-ended core which is portrayed in Fig. 4(b) where the Pb2 width is larger than Pb3.
The VTC core circuit design
The XNOR gate of Fig. 3 is used to get the di®erence between T R and T F and to produce the PWM VTC output which is the input to the TDC block. The XNOR gate is designed, as shown in Fig. 5 , to work on very narrow pulses such as pulses with 100 ps widths. This is implemented by enlarging transistors' sizes which results in overheads in area and power. On the other hand, transmission gate transistors are used in the design of the XNOR gate so as to reduce the resulting overheads of the power and area. Consequently, the proposed design delay equation is expressed as the di®erence between the pulse-width delay of the¯rst core output and the second core output. Table 1 illustrates all design parameters of a single core of the proposed design which includes (falling circuit, rising circuit, delay based inverter, output inverter and the XNOR gate) in 65 nm CMOS technology.
Actually, C L is in type of a Metal-Insulator-Metal (MIM) capacitor which is added to the output nodes V F and V R of Figs. 4(a) and 4(b), respectively, and connected by the higher metal layers (i.e., Metals 7 and 8). It has a higher density and linearity, and smaller parasitic capacitances. Generally, it mostly overcomes the PVT variations that happen in the drain-source voltage (V DS ) of a basic MOSFET capacitor especially at high frequencies.
The main disadvantage of the MIMCAP is that it consumes a larger area as thē eld-oxide insulator is thicker than the gate-oxide of the MOSFET capacitor. 15, 16 
Simulation Analysis and Results
Design simulations were carried out, by sweeping the input voltage, on Cadence Virtuoso using industrial hardware-calibrated Taiwan Semiconductor Manufacturing Corporation (TSMC) 65 nm CMOS technology and the results were tested using MATLAB. The XNOR gate is included in all simulation results due to its major role in dealing with narrow pulses. The supply voltage and the operating clock frequency with a 50% duty cycle are 1.2 V and 250 MHz, respectively, for the both single-ended VTC core circuit and the proposed fully-di®erential VTC circuit. Optimal bias conditions have been selected using a design optimization technique by which the largest linear range is achieved. The applied DC input voltage is 770 mV and 750 mV for both circuits, respectively.
Linearity and dynamic range
To have an acceptable linearity error (i.e., the maximum acceptable error value is 3%, 14 the input voltage, V IN , is swept for both designs to scan for the linear dynamic that achieves this acceptable error value in the delay-vs-V IN wave-form. After estimating a linear line from the waveform, the linearity is checked on MATLAB for this range. After some iterations, the 3% acceptable error is reached. The linearity error check is based on curve¯tting method, in which the di®erence should be measured between the ideal¯rst-order fundamental coe±cients that¯t actual points that is produced from the Cadence schematic design and the fundamental coe±cients of the actual linear equation. A Novel 1-GS/s 14-bit Fully-Di®erential VTC
Voltage sensitivity
Within the dynamic linear range, the¯rst and last points are used to evaluate the slope between the delay on y-axis and V IN on x-axis. 1 The slope represents the circuit sensitivity which equals to 0.1 ps/mV and 0.09 ps/mV for the proposed design and the single-ended design, respectively. The proposed design shows a higher sensitivity than the single-ended design as the sensitivity is a function of the delay which is enhanced due to the di®erential mechanism. Although higher sensitivity is preferred for a TDC block to be able to sense the delay changes over the linear range, the higher resulting delay a®ects the ADC conversion speed and stability. The proposed design is able to tolerate this sensitivity with the help of its high linear range in order to make the TDC block sense the voltage changes perfectly.
Maximum Sampling Frequency
As the proposed design has higher DR, the sampling frequency of the proposed design is increased. Due to the fact that increasing F S distorts the signal linearity and because of not using sample and hold circuit, the dynamic range is reduced to keep the acceptable error below 3%. 18 The decreased linear range due to a 1 GHz F S is illustrated in Figs. 6(a) and 7(a). This procedure is permitted, as long as the e®ective number of bits (ENOB) is high. In fact, high-frequency applications have larger power dissipation (P D Þ. This power is minimized by decreasing transistors' size. 
Total harmonic distortion
The Total Harmonic Distortion (THD) is one of the main metrics for quantifying the circuit linearity. THD is a measure of the ratio of the square root between all input signal harmonics RMS value (V i;RMS ) and the harmonically-related distortion A Novel 1-GS/s 14-bit Fully-Di®erential VTC component (the fundamental frequency V F ; RMS). The THD is expressed in decibels as in Eq. (1). THD is calculated by replacing the DC input voltage with a sinusoidal waveform. Due to the di®erential mechanism, the amplitude of the waveform is the half of the dynamic range.
In case of F S of 250 MHz and 1 GHz, the input fundamental frequency (F IN Þ is chosen to equal to 100 MHz and 400 MHz, respectively, in order to achieve the Nyquist conditions criteria for the ADC. 5 The proposed design presents an improved linearity due to the di®erential mechanism with a THD of À31.1 dB and À37 dB, respectively, while the single-ended design presents a THD of À25.3 and À31.1 dB, respectively.
Noise
Noise represents a random°uctuation in any electrical signal. 19 Thermal noise is the main dominant noise parameter of a MOSFET transistor represented in Eq. (2). Whereas V N,TH is the RMS voltage due to thermal noise generated in a resistance (R) over a bandwidth (ÁF ) in a room temperature (T ). In fact, noise falls o® steadily at low frequencies, due to the°icker noise e®ect. Then, a wide noise which appears over the frequencies, represents the thermal noise.
The RMS noise voltage of the proposed design and the single-ended design at midfrequencies is 3.5 nV/Hz 1=2 and 2.4 nV/Hz 1=2 , respectively. The proposed design shows a higher RMS noise due to the di®erential mechanism which has a larger number of the circuit transistors. In fact, the total RMS noise, which could be considered the Least Signi¯cant Bit (LSB), should be less than a single step conversion of the ADC as in Eq. (3), where V FS and N are the full scale voltage and the number of bits, respectively. So, V N;RMS which equals to 5.5 Â 10 À5 V, implies the proposed design to be capable of providing a 14-bit TADC with a high value of the ENOB.
E®ective number of bits
ENOB is considered the main metric that tests all di®erent types of errors (including noise and distortion errors) that a VTC practically faces. The Signal-to-Noise-andDistortion (SNDR) ratio should be measured at¯rst in order to get the ENOB using Eqs. (4) and (5). V IN;RMS , V N;RMS and V D;RMS are the Root-Mean-Square (RMS) value of the input voltage and the output voltage due to the existence of noise and due to the circuit distortion and frequency harmonics, respectively. To measure the total SNDR of the proposed design, a MATLAB algorithm, shown in Fig. 8 , is implemented in order to convert the di®erential delay-time into digital words which are converted again into analog voltage using a Digital-to-Analog Converter (DAC) on MATLAB. 20 In typical conditions (typical speed nMOS corner -typical speed pMOS corner, 27 C temperature and a 1.2 V nominal supply voltage), the proposed design presents a higher ENOB of 12.8 bits and 11.3 bits at 250 MHz and 1 GHz F S , respectively, while the single-ended design presents an ENOB of 9.8 bits and 5.7 bits for a F S of 250 MHz and 1 GHz, respectively. This is due to the higher linearity provided by the proposed design.
Area
The Area of the proposed design, as shown in Fig. 9 , (including the falling circuit, the rising circuit, the delay based inverter, the output inverter, the XNOR gate and the MIMCAP) equals to 229 m 2 which is bigger by a factor of 2X compared to the single-ended design area. The area of the MIMCAP is 100 m 2 . Its layout is added above the proposed-design layout as it consists of higher metal layers that are not used in the proposed-design layout. The area of the overall sets of the calibration circuit (that tolerates all corners, AE 10% supply error and the worst-case temperature) is about 110 m 2 . The overall area of the proposed design is about 340 m 2 .
3.8. (6) and (7). Where P and F B are the dissipated power and the lower of either the Nyquist frequency or the e®ective resolution bandwidth. The FOM represents the e±ciency of using the power to increase the maximum frequency and/or the DR. Table 2 compares all speci¯cations, at a 3% acceptable error, of the proposed differential VTC design and the corresponding single-ended VTC design. The proposed design shows a better dynamic range, sensitivity, FOM, ENOB and SNDR values than the single-ended design due to di®erential mechanism. In contrast, it consumes a higher area and power and exhibits a larger noise as well.
Jitter
Timing jitter is a metric of how noise and process variations a®ect the produced VTC pulse delay in the time domain. 23 It generates a deviated pulse delay from the ideal one which limits the VTC design resolution. This deviated pulse error should be less than the time period that is corresponding to a LSB of the change in the applied analog input voltage signal. The maximum jitter is produced in the SS corner (it represents slow-speed nMOS and pMOS corner) due to the large produced delay, while the minimum jitter is produced in the FF corner (it represents fast-speed nMOS and pMOS corner) due to the fewer produced delay.
The nominal value of the peak timing jitter in typical conditions is 1 ps which is less than a 70 s LSB for a 14-bit VTC circuit. The error percentage of the proposed design jitter to the nominal value due to SS corner and noise is about 2.8%. The impacted ENOB of the proposed design due to the maximum provided jitter is 13.7 bits. The error percentage of the proposed design jitter to the nominal value due to FF corner and noise is about 1.5%. The impacted ENOB of the proposed design due to the minimum provided jitter is 9.9 bits. 
The Proposed Design Calibration
At designing stage, the proposed design is optimized, in order to achieve a highlylinear design with optimum dynamic range and ENOB results, Furthermore, The PVT variations are automatically tolerated by varying the constant DC bias voltage (it is the V CONST of Na1 and Pb3 shown in Figs. 4(a) and 4(b), respectively) which has been produced by a set of large-sized capacitor-based voltage dividers circuits. The selection lines of these circuits could be fed by a digital processor. Furthermore, simulation results have been done to MIM-capacitor and MOSFETcapacitor based designs. The MIM-capacitor based design shows better results with 10% enhancements than the MOSFET-capacitor (MOSCAP) based design for tolerating PVT variations as shown in Table 3 . This table illustrates the variations e®ect on the proposed design linearity error and power at a 1.42 mV dynamic range and a 0.75 mV DC bias voltage (V CONST Þ. Both capacitors equal to 155.4 fF. Although using a MIMCAP decreases the PVT variations it also gives more linearization to the design at the expense of the consumed power and area. Hence, it is considered in the proposed design even if the calibration circuits eliminate all the PVT variations. Figure 10 shows the basic architecture of the calibration circuit. A set of these calibration circuits is maintained to calibrate various combinations of each process, voltage and temperature change. To calibrate a speci¯c variation, selection lines should be fed with the supply voltage to M1 transistor. These selection lines (A I Þ are provided from a digital processor. M2 acts as a capacitor (MOSFET capacitor).
Once a speci¯c circuit is selected by A I , the current°owing through M2 is set due to charging the capacitor. The overall theoretical area of the set of these calibration circuits equals to 3.7 m 2 , while the maximum power consumed equals to 0.3 nW. The transistors sizes of each circuit of the set is optimized for each variation to be cancelled in order to increase the dynamic range and the ENOB to reach relatively their values in the TT state. As the circuit could also be a®ected by the PVT variation, the transistors sizes are maintained at the same conditions of variations that the circuit operates on as represented in Table 4 .
Process variations
Due to CMOS technology scaling, process variations are expected to worsen in future technologies. They are classi¯ed as die-to-die (global) and within-die (local) variations. They a®ect device parameters, resulting in°uctuations which change the dynamic range. The impact of the global variations is typically evaluated by corner simulations. The process variations main sources 23, 24 at the 65 fnm CMOS technology, that a®ect the device parameters, are: (1) random dopants which are decreased in the MOSFET depletion region and results in variations of device threshold voltage (V TH ) which is proportional inversely to the square root of the transistor active area; and (2) channel length which impacts exponentially the V TH due to the Drain-Induced Barrier Lowering (DIBL) e®ect in short channel devices. These lead to variations on V TH or gate capacitance from the analog prospective and on gate delays or leakage currents from digital prospective.
Before calibration
Process corners (SS, SF, FS and FF corners) have been simulated and compared to the typical-speed nMOS and pMOS (TT) corner. Even process corners (SS and FF) represent the worst case process variations than the other process corners (FS and SF corners). 25 Figures 11(a) and 12(a) show the e®ect of process variations on the dynamic range with 3% error of the proposed design and the single-ended design, respectively. While, Figs. 11(b) and 12(b) show the linearity error check for both designs, respectively. Figure 13(a) shows the linear range of the proposed design before calibration in case of odd process corners (FS and SF). The proposed design shows that the FF corner achieves a 1.8 V dynamic range with an error of 2.3%. On the other hand, due to the high linearity errors that face the single-ended design, operating on FF corner has a less dynamic range than the SS corner. Table 5 shows all speci¯cations at di®erent corners for both designs, where the worst case ENOB before calibration of the proposed design is 9.9 bits at the SS corner. While Table 6 shows the e®ect of the calibration at the SF corner and the FS corner for the proposed design. 
After calibration
By adjusting the DC voltage of each corner case with keeping the linearity error being at 3%, the proposed design performance of di®erent corners is enhanced. Figure 13(b) shows the linear range of the proposed design after calibration in case of odd process corners (FS and SF). Figures 14(a) , 14(b), 15(a) and 15(b) illustrate these enhancements on the dynamic range and the corresponding linearity error check for both designs, respectively. Consequently, the proposed design SS corner by more than 60%, the single-ended design operated on the worst case FF corner is improved by only 15%. This emphasizes that the single-ended design needs other calibration techniques as discussed in Ref. 4 . Table 7 shows the calibration e®ect on all designs speci¯cations. The calibration circuit consumes a 0.125 nW, 0.31 nW and 0.13 nW at TT, SS and FF corners, respectively. While the proposed design consumes 0.25 nW, 0.22 nW and 0.27 nW at TT, SS and FF corners, respectively.
Voltage variations
Supply voltage°uctuations are mainly caused by the current°ow over the parasitic capacitance and resistance of the power grid. These variations change the current 26 On the other hand, at 1.1 V supply voltage, the impacted device has a lower V TH that makes the device not to operate on the o®-mode based on V IN . Table 8 represents the supply voltage variations e®ect on all designs speci¯cations. 
Temperature variations
Environmental temperature°uctuations is responsible of major variations in die temperature. They have a direct e®ect to the°owing drain current that changes each MOSFET characteristics (i.e., V TH , carrier mobility and saturation velocity) and the nominal supply voltage as well. In fact, mobility variations are the dominant factor than the nominal supply voltage variations due to the temperature°uctuations. As a result, the circuit characteristics including linearity are changed. operating temperature), 85 C and 120 C, respectively. An increase in temperature typically causes a circuit to slow down due to reduced carrier mobility and increased MOSFET current, interconnect resistance and gate overdrive variations. As a result, the dynamic range, SNDR, SNDR, FOM 1 and FOM 2 are enhanced, unlike SS corner, than that of the 27 C at the expense of more power dissipation due to the increased°o wing current. In contrast, a decrease in temperature causes a circuit to speed up. Unlike the FF corner, this decreases the dynamic range, SNDR, ENOB, FOM 1 and FOM 2 than that of the 27 C with a decrease in the dissipated power. Table 10 represents all designs speci¯cations under temperature variations. worst case temperature À40 C by more than 13%. Due to this enhancement, the proposed design achieves an ENOB at À40 C of 13.2 bits which is higher than that of the typical conditions. Table 11 14 Wu, 28 Lee,
29
El-Bayoumi, 30 Mesgarani, 31 Dolev, 32 Yang, 33 Taylor, 34 Supply Voltage (V) Table 12 compares the proposed design speci¯cations with 65 nm CMOS state-ofthe-art ADCs, based on the simulation results only, which have been discussed in Refs. 14, 28-34. The proposed design provides a high sampling speed that the circuit operates on and a high dynamic range. It achieves high SNDR and ENOB with respect to the operating and input frequencies. In additions, it provides low power consumption, area and FOM 2 and high FOM 1 than previously published designs.
Performance Comparison
Conclusion
In this paper, a novel di®erential VTC circuit based on a new methodology is presented. The methodology depends on the complementary design of a modi¯ed basic VTC circuit in order to modulate the rising and falling output edges. This produces a PWM output with a highly-linear delay. It uses the di®erential mechanism to provide a high signal-to-noise-ratio output with a common-mode omitted noise. It also utilizes a MIM-capacitor to minimize the PVT random°uctuations on the MOSFETs characteristics and the design speci¯cations. Besides, the PVT variations are calibrated with the help of a set of large-sized capacitor-based voltage dividers circuits in which di®erent constant DC bias voltages are produced. Other calibration techniques is used to fully tolerate the voltage variations. The proposed design is compared to the single-ended VTC circuit at nominal conditions and PVT variations and compared to state-of-the-art ADCs to show its simulation results strengths. Moreover, the layout design is ensured to validate the proposed design performance. The proposed design achieves a higher dynamic range, SNDR, ENOB and FOM at high operating sampling frequencies. Also, it presents a low area and a low power design compared to previously published work.
This work is a part of a di®erential TADC and it is suitable for high-accuracy high-frequency applications especially the SDR application.
